


CHARACTERISTICS OF COMMON BASE CONFIGURATION:-


27



INPUT CHARACTERISTICS:-

It is the relation between the emitter current (I_E) & emitter to base voltage (V_{EB}).

This characteristic can be drawn by taking collector to base voltage (V_{CB}) constant.




Input resistance:-

It is the ratio between change in emitter to base voltage (ΔV_{EB}) to the change in emitter current (ΔI_E)

$$R_i = \frac{\Delta V_{EB}}{\Delta I_E}$$

OUTPUT CHARACTERISTICS:-

It is the curve between collector to base voltage (V_{CB}) & collector current (I_C) at constant input emitter current (I_E).




OUTPUT RESISTANCE:-

It is the ratio between change in collector to base voltage to change in collector current (I_C) at constant I_E .


$$\text{s.e. } r_o = \frac{\Delta V_{CB}}{\Delta I_C}$$

CHARACTERISTIC OF COMMON Emitter NPN



INPUT CHARACTERISTICS:

The input characteristic can be done by taking V_{BE} & base current I_B at constant V_{CE}




Input resistance:

It is the ratio of change in V_{BE} to change in I_B


$$r_i = \frac{\Delta V_{BE}}{\Delta I_B}$$

EMITTER CONFIGURATION:



OUTPUT CHARACTERISTIC:-


It is the graph between collector to emitter voltage (V_{CE}) & collector current (I_C) by keeping base current (I_B) constant.



OUTPUT RESISTANCE:

It is the ratio of change in V_{CE} to the change in collector current (I_C)

$$r_o = \frac{\Delta V_{CE}}{\Delta I_C}$$



$\therefore I_B = I_B + I_C$
In CC configuration, $I_C = I_E$
so that the characteristic is same with the characteristic of CE configuration.

TRANSISTOR BIASING:-

The proper flow of zero signal collector current & maintenance of proper collector to emitter voltage during the passage of signal is known as transistor biasing.

For faithful amplification of a signal three conditions must be satisfied

- (i) The base to emitter junction should be forward biased
- (ii) The base to collector junction should be reverse biased
- (iii) There should be proper zero signal collector current.

A transistor is biased either with the help of battery or, necessitating a circuit with the transistor. The circuit used with the transistor for biasing purpose is called biasing circuit

STABILIZATION:-

The maintenance of the operating point stable is known as stabilization.

- There are different reasons for which the Q-point varies such as
- (i) I_c is dependent upon temp
 - (ii) Individual variation
 - (iii) Thermal runaway

 I_c IS DEPEND UPON TEMP:-

- (i) The collector leakage current (I_{CEO}) is greatly influenced by the temperature. The I_{CEO} doubles for every 10°C of change in temperature.
- (ii) When temp increases the β value also increases.
- (iii) Variation of V_{BE} is also dependent upon temperature.

INDIVIDUAL VARIATIONS

When a transistor is replaced by another transistor of same type, the value of β & V_{BE} are not exactly same so the operating point varies.

THERMAL RUNAWAY:-

The collector junction has the capacity to exist for change of temperature 60°C to 100°C for germanium & 150°C to 225°C for silicon.

If the temperature increases beyond this range then the transistor will burn out. This self destruction of an unstabilized transistor is known as thermal runaway.

Q There are two techniques which are used for stabilization

(i) Stabilization technique

(ii) Compensation technique

STABILIZATION TECHNIQUE:-

The technique consists of the use of resistive biasing circuit which maintains the I_C almost constant.

COMPENSATION TECHNIQUE:-

In this technique, temperature sensitive devices such as diodes, transistors, thermistors etc. are used to compensate the voltage & current in such away that the operating point is maintained constant.

STABILITY FACTOR:-

Stability factor is defined as the rate of change of collector current (I_C) w.r.t reverse saturation current (I_{CEO}) by keeping β & V_{BE} remain constant.

$$\xi = \frac{\partial I_C}{\partial I_{CEO}}$$

$$\xi = \frac{A I_C}{\Delta I_{CEO}}$$

This expression shows that the smaller is the value of ξ higher is the stability.

EXPRESSION FOR STABILITY FACTOR : →

(29)

We know that,

$$I_C = \beta I_B + (1+\beta) I_{CBO}$$

Differentiate the above eqn w.r.t I_C considering β constant.

$$\frac{d}{d I_C} (I_C) = \frac{d}{d I_C} \beta I_B + \frac{d}{d I_C} (1+\beta) I_{CBO}$$

$$\Rightarrow 1 = \beta \cdot \frac{d I_B}{d I_C} + (1+\beta) \cdot \frac{d}{d I_C} I_{CEO} \quad \left[\because I_{CBO} \approx I_{CEO} \right]$$

$$\Rightarrow 1 = \beta \cdot \frac{d I_B}{d I_C} + (1+\beta) \cdot \frac{1}{\beta}$$

$$\therefore \frac{1+\beta}{\beta} = 1 - \beta \cdot \frac{d I_B}{d I_C}$$

$$\Rightarrow S = \frac{1+\beta}{1 - \beta \cdot \frac{d I_B}{d I_C}}$$

If the temperature varies the value of β & V_{BE} also varies so we get two different stability constant i.e. S_β & S_V .

④ The stability factor ' S_β ' is defined as the rate of change of I_C w.r.t β by keeping I_{CEO} & V_{BE} constant.

$$\text{e.g. } [S_\beta = \frac{\Delta I_C}{\Delta \beta}]$$

⑤ The stability factor ' S_V ' is defined as rate of change of I_C w.r.t V_{BE} by keeping I_{CEO} & β constant.

$$\text{e.g. } [S_V = \frac{\Delta I_C}{\Delta V_{BE}}]$$

DIFFERENT METHODS OF TRANSISTOR BIASING:→

There are different methods used for providing biasing to transistor are given as follows.

(i) Base resistor method

|| (ii) Collector to base ^{biasing} method

(iii) Voltage divider biased

(iv) Base biased with collector & emitter feed back.


① BASE RESISTOR METHOD:→

Figure shows an NPN transistor, connected in common emitter configuration with resistor biased. In this method, a high resist R_B is connected between the terminal of supply & the base of tra

|| CIRCUIT ANALYSIS:→

By applying KVL in the loop ABCA, we get

$$V_{CC} = I_B R_B + V_{BE}$$

$$\Rightarrow R_B = \frac{V_{CC} - V_{BE}}{I_B}$$

$$\Rightarrow R_B = \frac{V_{CC} - V_{BE}}{\frac{I_C}{\beta}} \quad \left(\because \beta = \frac{I_C}{I_B} \right)$$

$$\therefore R_B = \frac{B(V_{CE} - V_{BE})}{I_C}$$

(20)

The value of V_{BE} is very small as compared to V_{CE} so we can write

$$R_B = \frac{B(V_{CE})}{I_C}$$

As the value of R_B can be found directly so this method is also called fixed biased method

stability factor:

$$\text{As we know that } \beta = \frac{1 + \beta}{1 - \beta \left(\frac{dI_B}{dI_C} \right)}$$

In fixed-bias method, I_B is independent of I_C so that

$$\frac{dI_B}{dI_C} = 0$$

$$\therefore \text{stability factor } \beta = \beta + 1$$

Applying KVL in the loop ACCA, we get

$$V_{CE} = I_C R_C + V_{CE}$$

$$\Rightarrow R_C = \frac{V_{CE} - V_{CE}}{I_C}$$

As the stability factor is high & the $I_C \times V_{CE}$ are change without depend upon I_B so this method has poor stabilization.

ADVANTAGES:

- ① This biasing circuit is very simple as only one resistor R_B is reqd.
- ② Biasing conditions can easily be set & the calculations are simple.

DISADVANTAGES:

- ① The stability factor is high. Therefore, there are strong chances of thermal runaway.



B) COLLECTOR TO BASE BIAS :-




Figure shows the circuit of an NPN transistor connected in common emitter configuration with collector to base biased.

In this method, a resistor is connected between collector & base.

CIRCUIT ANALYSIS:-

By applying KVL in ACBGA, we get

$$V_{CC} = (I_C + I_B)R_C + I_B R_B + V_{BE}$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE} - (I_C + I_B)R_C}{R_B}$$

$$\Rightarrow R_B = \frac{\beta [V_{CC} - V_{BE} - (I_C + I_B)R_C]}{I_C}$$

We know that,

$$(I_B + I_C)R_C + I_B R_B + V_{BE} = V_{CC}$$

$$\Rightarrow I_B (R_C + R_B) + I_C R_C + V_{BE} = V_{CC}$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE} - I_C R_C}{R_C + R_B}$$

Differentiate w.r.t I_C , we get

$$\frac{dI_B}{dI_C} = \frac{d}{dI_C} \left[\frac{V_{CE} - V_{BE} - I_C R_E}{R_C + R_B} \right]$$

$$\Rightarrow \frac{dI_B}{dI_C} = \frac{1}{R_C + R_B} \left[\frac{d}{dI_C} \{V_{CE} - V_{BE} - I_C R_E\} \right]$$

$$= \frac{1}{R_C + R_B} \cdot \frac{d}{dI_C} (-I_C R_E)$$

$$= \frac{1}{R_C + R_B} \cdot -R_E = \frac{-R_E}{R_B + R_C} \Rightarrow \boxed{\frac{dI_B}{dI_C} = \frac{-R_E}{R_E + R_B}}$$

stability factor

The stability factor is given by

$$\xi = \frac{1 + \beta}{1 - \beta \cdot \frac{dI_B}{dI_C}}$$

$$= \frac{1 + \beta}{1 - \beta \left\{ \frac{-R_E}{R_E + R_B} \right\}}$$

$$= \frac{1 + \beta}{1 + \beta \left[\frac{R_E}{R_E + R_B} \right]}$$

The stability factor in this method is less as compared to base resistor method so this method is more stabilized.

- Q) In CB configuration the value of $\alpha = 0.98$ and $V_D = 14.9V$ is obtained across the resistor of $5k\Omega$ when connected in collector circuit and the base current.

Given Data:

$$\alpha = 0.98 \quad V_D = 14.9V \quad R_L = 5k\Omega$$

$$I_C = \frac{V_D}{R_L} = \frac{14.9}{5 \times 10^3} = 0.98mA$$

$$I_E = \frac{I_C}{\alpha} = \frac{0.98 \times 10^{-3}}{0.98} = 1mA$$

$$I_B = I_E - I_C = 1 - 0.98 = 0.02mA (Ans).$$

Q) The IE 5mA transistor & 3mA if the I_{BO} of IELA $R_d = 0.98$ calculate the collector & base current.

Given Data:

$$I_E = 3mA = 3 \times 10^{-3}A$$

$$I_{BO} = 5 \mu A = 5 \times 10^{-6}A$$


$$\alpha = 0.98$$

$$I_C = \alpha I_E = 0.98 \times 3 \times 10^{-3} = 2.94mA$$

$$I_B = I_E - I_C = 3 - 2.94 = 0.06mA$$

$$I_E = \frac{A}{1-\alpha} I_B + \frac{1}{1-\alpha} I_{BO}$$

$$I_B = 0.06mA (Ans).$$



- Q Determine the value of I_e & I_c of a transistor having $\alpha = 0.98$ & C_B leakage current $I_{CB0} = 4 \mu A$ & the $I_B = 50 \mu A$
- Given Data:

$$\alpha = 0.98, I_{CB0} = 4 \mu A, I_B = 50 \mu A$$

$$I_C = \frac{\alpha}{1-\alpha} I_B + \frac{1}{1-\alpha} I_{CB0}$$

$$= 2.65 \text{ mA}$$

$$I_e = \frac{I_C}{\alpha} = \frac{2.65}{0.98} = 2.70 \text{ mA (Ans.)}$$

- Q Determine the biased resistor R_B for fixed biased & collector to base biased & compare the stability factor for both of them.
- Given Data:

$$V_{CC} = 12 \text{ V} \quad I_B = 0.3 \text{ mA} = 0.3 \times 10^{-3} \text{ A}$$

$$R_L = 330 \Omega \quad \beta = 100, V_{BE} = 6 \text{ V}$$

$$I_C = \beta I_B = 100 \times 0.3 \times 10^{-3} = 0.03 \text{ A}$$

R_B in case of fixed biased

$$= \frac{\beta (V_{CC} - V_{BE})}{I_C} = \frac{100 (12 - 6)}{0.03}$$

$$= 20000 \Omega$$

$$= 20 \text{ k}\Omega$$

R_B in case of collector to base biased

$$= \frac{\beta (V_{CC} - V_{BE} - (I_C + I_B) R_L)}{I_C}$$

$$= \frac{100 (12 - 6 - (0.03 + 0.3 \times 10^{-3}) 330)}{0.03}$$

$$= 13330 \Omega$$

- Q A germanium transistor is to be operated at zero signal I_C equal to 1 mA . If the collector supply $V_{CC} = 10 \text{ V}$ what is the value of R_B in base resistor method taking $\beta = 100$.

Given Data:

$$I_C = 1 \text{ mA}, V_{CC} = 10 \text{ V}, \beta = 100, V_{BE} = 0.3 \text{ V}$$

$$\therefore R_B = \frac{\beta (V_{CC} - V_{BE})}{I_C}$$

$$= \frac{100 (10 - 0.3)}{1 \times 10^{-3}} = 970000 \Omega$$

If another transistor of same cut has $\beta = 50$, what will be the new value of zero signal I_C for the same R_B .

$$I_C = \frac{\beta (V_{CC} - V_{BE})}{R_B}$$

$$= \frac{50 (10 - 0.3)}{970000} = 0.5 \text{ mA (Ans.)}$$

stability factor of fixed biased is given by $\varsigma = 1 + \beta = 1 + 100 = 101$


stability factor of collector base bias is given by $\varsigma = \frac{1 + \beta}{1 + \beta \left(\frac{R_L}{R_E + R_B} \right)}$

$$= \frac{1 + 100}{1 + 100 \times \frac{330}{(330 + 13330)}}$$

$$= -65.65$$

© VOLTAGE DIVIDER BIAS METHOD: →

(32)



- (i) This arrangement is commonly used for biasing of a transistor.
- This is also known as self bias or, emitter bias ext.
- (ii) In this method, two resistances R_1 & R_2 are connected across the supply V_{cc} which provides biasing. The ' R_E ' provides stabilization.
- (iii) The name voltage divider is derived due to the fact that resistors R_1 & R_2 form a potential divider across V_{cc} .
- (iv) In case of amplifier, to avoid the loss of ac signal gain, a capacitor of large value is connected across ' R_E ' resistor which provides a low reactance path for signal.

CIRCUIT ANALYSIS: →

Let,

the current ' I_b ' flows across R_1 & also R_2 as the base current is very very small.

The ' I_b ' is given by

$$I_b = \frac{V_{cc}}{R_1 + R_2}$$

The voltage drop across ' R_2 ' is given by ' V_b '

$$V_b = V_{cc} \times \frac{R_2}{R_1 + R_2}$$

SAMEER PURA DIVISION

Applying KVL in the base circuit, we get

$$V_2 = V_{BE} + I_E R_E$$

$$V_2 = V_{BE} + I_C R_E \quad [\because I_E \approx I_C]$$

$$I_C = \frac{V_2 - V_{BE}}{R_E}$$

Here, I_C is almost independent of temperature & transistor parameters so this method gives good stabilization.

Applying KVL to the output circuit, we get

$$V_{CE} = I_C R_C + V_{CE} + I_E R_E$$

$$\Rightarrow V_{CE} = I_C R_C + V_{CE} + I_C R_E$$

$$\Rightarrow V_{CE} = (R_C + R_E) I_C + V_{CE}$$

$$\therefore V_{CE} = V_{CC} - I_C (R_C + R_E)$$

STABILITY FACTOR \rightarrow

Stability factor of voltage divider bias method is given

$$\beta = \frac{1+\beta}{1+\beta} \left[\frac{R_E}{R_B + R_E} \right]$$

$$= \frac{1+\beta}{1+\beta} \frac{R_E}{R_E \left(\frac{R_B}{R_E} + 1 \right)}$$

If R_B value is very very small, it gives better stability

$$\therefore \beta = (\beta+1) \times \frac{1}{\beta+1} = 1 \Rightarrow \boxed{\beta = 1}$$

Given a CE transistor having voltage divider
 bias. Given $\beta = 99$, $V_{CE} = 15V$, $V_{BE} = 6V$,
 $V_{RE} = 0.3V$, $R_C = 2k\Omega$, $V_{RE} = 5.5V$
 Find out the I_C , R_E , I_B .

Now we know that,

$$\begin{aligned} V_{CC} &= I_C (R_C + R_E) + V_{CE} \\ &= I_C R_C + V_{CE} + V_{RE} \\ 15 &= (I_C \times 2 \times 10^3) + 6 + 5.5 \end{aligned}$$

$$\Rightarrow I_C = 1.44mA$$

$$I_B = \frac{I_C}{\beta} = \frac{1.44 \times 10^{-3}}{99} = 1.454 \times 10^{-5} A$$

$$I_E = I_B + I_C = 1.454 \times 10^{-5} + 1.44 \times 10^{-3} \\ = 1.455mA$$

$$R_E = \frac{V_{RE}}{I_E} = \frac{5.5}{1.455 \times 10^{-3}} = 3.84 \times 10^3 \Omega = 3.84k\Omega$$

B) Determine the I_C , R_E , I_B for a given PNP transistor having $\beta = 22$, $V_{CE} = -20V$,
 $R_C = 2k\Omega$, $R_E = 0.7k\Omega$ & find out also I_B .

Given Data:

$$\beta = 22, -V_{CE} = -20V, R_C = 2k\Omega$$

$$R_E = 0.7k\Omega, V_{BE} = 0.7V$$

To find out $I_C = ?$, $V_{CE} = ?$ & $I_B = ?$

$$R_1 = 10k\Omega, R_2 = 12k\Omega$$

$$V_A = V_{CC} \times \frac{R_2}{R_1 + R_2} = 20 \times \frac{12 \times 10^3}{(10+12)10^3} = 10.9V$$

$$I_C = \frac{V_A - V_{BE}}{R_E} = \frac{10.9V - 0.7}{0.7 \times 10^3} = 0.102A$$

$$I_B = \frac{I_C}{\beta} = \frac{0.102}{22} = 2.042 \times 10^{-3} \\ = 2.042mA \text{ (Ans)}$$

Advantages :-

- Only one DC supply is necessary.
- Operating point is almost independent of β variation.
- Operating point stabilized against shift in temperature.
- Less stability factor.

Disadvantages:-

- More resistors are required as compared to other biasing network.

The ratio of R_1 and R_2 is always 1:10

TRANSISTOR AMPLIFIER:-

An amplifier may be defined as a device which increases voltage, current of an input signal with the help of transistor by taking the additional power from external source.

- When only one transistor with its associated circuit is used for amplifying a weak signal, the amplifier is known as single stage amplifier.
- If there are more than one transistor is used for amplification purpose, it is known as multi-stage amplifier.

CLASSIFICATION OF AMPLIFIERS:-

The amplifiers are classified as follows.

(i) Based on its input:-

They are classified as

- (a) small signal amplifier
- (b) Large signal amplifier

(ii) Based on its output:-

They are classified as

- (a) voltage amplifier
- (b) power amplifier

(iii) Based on its biasing condition:-

They are classified as

- (a) class A
- (b) class B
- (c) class C

(a) The class A operation is one in which the collector current flows for full cycle of input signal.

(b) The class B amplifiers are those whose collector current flows for half cycle of input signal.

(c) The class C amplifiers are those whose collector current flows for less than half cycle of input signal.

(iv) Based on coupling method:-


They are classified as

- (a) RC coupled amplifiers
- (b) Transformer coupled amplifiers

(V) On the basis of transistor configuration:-

- They are classified as
① CB amplifier
② CE amplifier
③ CC amplifier

PRACTICAL CIRCUIT OF TRANSISTOR AMPLIFIER :-



The above fig shows the practical circuit of common emitter transistor amplifier having voltage divider biased.

The various circuit elements & their functions are described:-

I (i) BIASING CIRCUITS:-

The resistor R_1, R_2 & R_E provides biasing to the transistor for stabilization.

(ii) LOAD (R_L) :-

The resistance ' R_L ' connected at the output is known as load when a no. of stages are used then R_L represents the input resistance of next stage.

(iii) INPUT CAPACITOR (C_{in}) :-

This capacitor couples the signal to the base of a transistor. This is an electrolytic capacitor having value 100 μ F. This capacitor isolates (separate) the signal from R_2 .

(iv) COUPLING CAPACITOR (C_C) :-

This capacitor passes ac signal from one side to other side. This is also known as blocking capacitor because it doesn't allow the dc voltage to pass through it. Its value is 10 μ F.

(V) Emitter By-pass Capacitor (C_E):-

35

This is a by-pass capacitor & its value approximately 100 nF . This capacitor allows a low reactance path to amplified AC signal. In the absence of this capacitor the voltage developed across R_E will feed back to the input side which reduces output voltage.

LOAD LINE ANALYSIS:-

DC LOAD LINE:-

The DC load line is a line on the output characteristic of a transistor which gives the value of I_C & V_{CE} corresponding to zero signal condition. [AC signal becomes zero & capacitors are opened.]

Applying KVL at the output side, we get

$$V_{CC} = I_C R_C + V_{CE} + I_E R_E$$

put $I_C \approx I_E$ ($\because I_B$ is very very small)

$$V_{CE} = I_C R_C + I_C R_E + V_{CE}$$

$$V_{CE} = I_C (R_C + R_E) + V_{CE} \dots \textcircled{1}$$

At $I_C = 0$, we get



$$V_{CE} = V_{CE}$$

At $V_{CE} = 0$, we get

$$I_C = \frac{V_{CE}}{R_C + R_E}$$

If the value of I_B increases, the Q-point going upward & when I_B decreases the Q-point going downward.

If $I_B = 100\text{nA}$ is set by the biasing circuit then the intersection point with load line is known as operating point/Q-point.







LIC

STATE GOVERNMENT OF JHARKHAND

AC LOAD LINE



- (i) The AC load line is a line on the output characteristic of a transistor which gives the value of I_C & V_{CE} when a signal is applied.



- (ii) During AC analysis all the capacitors will be short circuit & the DC source reduced to zero.


In AC analysis, the load is given by $R_{AC} = (R_L \parallel R_C) = \frac{R_L R_C}{R_L + R_C}$

If the maximum collector to emitter voltage = $V_{CE} + I_C R_{AC}$

Similarly, The maximum collector current $\approx I_C + \frac{V_{CE}}{R_{AC}}$

The slope of AC load line is given by


$$\tan \alpha = \frac{\Delta I_C}{\Delta V_{CE}} = \frac{I_C + \frac{V_{CE}}{R_{AC}} - I_C}{V_{CE} + I_C R_{AC}} = \frac{(I_C R_{AC} + V_{CE})}{R_{AC} (V_{CE} + I_C R_{AC})} = \frac{1}{(V_{CE} + I_C R_{AC})}$$



$$\tan \alpha = \frac{1}{R_{AC}}$$

CALCULATION OF GAIN


GRAPHICAL METHOD



The voltage gain is given by $A_V = \frac{\Delta V_o}{\Delta V_i} = \frac{V_{CE(\text{max})} - V_{CE(\text{min})}}{V_{I(\text{max})} - V_{I(\text{min})}}$

The current gain is given by $A_I = \frac{\Delta I_o}{\Delta I_i} = \frac{I_{C(\text{max})} - I_{C(\text{min})}}{I_{B(\text{max})} - I_{B(\text{min})}}$

ANALYTICAL METHOD:



The output resistance is given by $R_{AC} = R_L \parallel R_L$

$$R_{AC} = \frac{R_L R_L}{R_L + R_L}$$

The output voltage is given by $V_0 = I_c \times R_{AC}$

Suppose the input equivalent resistance is R_{IN} , then the input voltage is given by $V_i = I_b R_{IN}$

The voltage gain is given by $A_V = \frac{V_0}{V_i} = \frac{I_c \times R_{AC}}{I_b \times R_{IN}}$

$$A_V = \beta \times \frac{R_{AC}}{R_{IN}}$$

The power gain is given by $A_P = \frac{P_o}{P_i} = \frac{I_c^2 \times R_{AC}}{I_b^2 \times R_{IN}}$


$$A_P = \beta^2 \times \frac{R_{AC}}{R_{IN}}$$

The current gain is given by $A_I = \frac{I_o}{I_i} = \frac{I_c}{I_b} = \beta \quad A_P = \beta$

PHASE REVERSAL:

The phase difference of 180° between the input voltage & output voltage in a common emitter amplifier is known as phase reversal.


Considering the input voltage, I_b , I_c & V_{CE} the wave form can be drawn as follows.



MULTI-STAGE TRANSISTOR AMPLIFIER:-

- (i) When the voltage amplification or power gain of a single stage amplifier is insufficient to meet the requirement then more than one transistor amplifiers are connected in cascade connection. It is known as multi-stage amplifier.
- (ii) In multi-stage transistor amplifier, the individual stages are connected by the help of coupling circuit.

BLOCK DIAGRAM OF MULTI-STAGE TRANSISTOR AMPLIFIER:-



Consider, the individual gain of individual stage amplifier are A_{V1}, A_{V2}, A_{V3} & so on. Then the overall gain of multi stage amplifier is given by

$$A_V = A_{V1} \times A_{V2} \times A_{V3} \times \dots$$

There are two purposes for which a coupling device is used such as


- (i) To transfer the ac output of one stage to the input of next stage.
- (ii) To block the DC to pass from one stage to next stage.

There are different types of coupling devices such as

- ① Resistance capacitance (R.C) coupling
- ② Transformer coupling
- ③ Direct coupling
- ④ Impedance coupling

R-C COUPLED TRANSISTOR AMPLIFIER

37




CONSTRUCTION WITH OPERATION

- (i) Fig shows RC coupled transistor amplifier using common emitter configuration. The two transistors (i.e. T_1 & T_2) are identical & connected across a common supply V_{cc} . The resistors R_1 , R_2 & R_E provides biasing & stabilizing network. The load resistor ' R_L ' is connected across the output of the amplifier.
- (ii) Here, two stage of amplifier are coupling with a capacitor called as coupling capacitor which provides the output of 1st stage to the input of 2nd stage.
- (iii) When AC signal is applied at the input i.e. the base of 1st stage transistor (T_1), it appears across the collector load R_C in amplified form. Through the coupling capacitor (C_C) this amplified signal is fed to the base of next stage transistor (T_2).
- (iv) At the load resistor ' R_L ' the output signal occurs in amplified form. The phase of output is same as that of input because the phase is reversed twice by two transistor amplifier.

FREQUENCY RESPONSE CURVE:

- (i) In R-C coupled amplifier, the gain decreases at high frequency & low frequency & remain constant for middle range of frequency.
- (ii) At low frequency the reactance of coupling capacitor (C_C) is very high so it provides a small part of signal to the next stage so the overall gain decreases.
- (iii) At high frequency, there is a formation of capacitance between base-collector, collector-emitter, base-emitter & the two terminal of input supply.
- (iv) The capacitive reactance is almost negligible as the frequency is high so it behaves as a short ckt. All the signals are by-pass through this short ckt & does not reach the load so the over voltage gain decreases.




FREQUENCY (Hz) →

BANDWIDTH

The difference between upper cut-off frequency & lower cut-off frequency is known as bandwidth.

i.e.
$$B.W. = f_2 - f_1$$

TRANSFORMER COUPLED AMPLIFIER :-



CONSTRUCTION :-

(i) Figure shows two stage transformer coupled with common emitter voltage divider biasing amplifier.

(ii) Here, a coupling transformer (T_1) is used to feed the output of 1st stage amplifier to the input of 2nd stage amplifier. The collector load is replaced by a primary winding of coupling transformer.

(iii) The secondary winding of this coupling transformer is connected to the base of the 2nd stage amplifier. The output is taken from the secondary of transformer at last stage amplifier.

OPERATIONS :-

(i) When the input is applied to the base of transistor 'Q₁' it is amplified & appears across the primary winding of T_1 . By mutual induction this signal is passed to the secondary of T_1 .

(ii) Then the output of T_1 is fed to the base of transistor 'Q₂' & amplified the signal. Then the signal is appeared at primary of T_2 & then this signal can be amplified by next stage amplifier.

ADVANTAGES:-


- ① There is no power loss due to absence of load resistor.
- ② It is more efficient.
- ③ It provides excellent power matching.
- ④ It gives high gain.

DISADVANTAGES:-

- ① It has poor frequency response.
- ② It is more costly due to bulky transformer.
- ③ It introduces a humming sound due to transformer.

FREQUENCY RESPONSE:-

- (i) At low frequency of input signal, the amplifier gain is very small & increases upto lower cut-off frequency (f_1) (GAIN IN dB).
- (ii) After lower cut-off frequency, the gain remain constant for a particular bandwidth i.e. upto higher cut-off frequency ' f_2 '.
- (iii) After higher cut-off frequency the gain increases upto resonance frequency ' f_0 ' then decreases.
- (iv) For stability of Q-point the gain should be constant which occurs for medium frequency i.e. from f_1 to f_2 .



FEEDBACK NETWORK:-

The process of combining a fraction of output back to the input is known as feed back.

There are two types of feedback such as

- (a) positive feedback
- (b) Negative feedback.

GENERAL THEORY OF FEED BACK

Fig shows the block diagram of general theory of feedback system. This consists of two parts i.e. (i) amplifier circuit & (ii) feedback circuit.

Normally, the feedback circuit usually consists of resistors.

Under, the input voltage is ' V_s '.

Gain of the amplifier is 'A'.

Output voltage is ' V_o '.

Feedback voltage is ' V_f ' having gain 'B'.

For +ve feedback, the input of amplifier is given by $V_s + V_f = V_s + BV_o$.

For -ve feedback, the input of amplifier is given by $V_s - V_f = V_s - BV_o$.

In the feedback, the output voltage is given by $V_o = A [V_s + BV_o]$.

For -ve feedback, the output voltage is given by $V_o = A [V_s - BV_o]$.

POSITIVE FEEDBACK

When the output of feedback network is added with the input supply voltage it is known as positive feedback.

Here, the input voltage of amplifier is given by

$$V_i = V_s + V_f$$

$$= V_s + BV_o$$

We know that

$$V_o = A [V_s + BV_o]$$

$$V_o = A V_s + ABV_o$$



$$\therefore V_o - ABV_o = A V_s$$

$$\therefore V_o (1 - AB) = A V_s$$

$$\therefore \frac{V_o}{V_s} = \frac{A}{1 - AB} \quad \text{--- (1)}$$

This eqn indicates the overall gain (A_f) \rightarrow gain with feedback.

$$\text{So } A_f = \frac{A}{1 - AB}$$



NEGATIVE FEEDBACK

When the output of feedback network is difference with the input supply voltage it is known as -ve feedback.

Here, the input voltage of amplifier is given by

$$V_i = V_S - V_F$$

We know that $V_o = A [V_i - B V_o]$.

$$V_o = AV_i - ABV_o$$

$$\Rightarrow V_o + ABV_o = AV_i$$

$$\Rightarrow V_o (1+AB) = AV_i$$

$$\Rightarrow \frac{V_o}{V_i} = \frac{A}{1+AB}$$

$$A_f = \frac{A}{1+AB}$$

NOTE!

When $AB = 1$, the overall gain will be ∞ which is a drawback of any system. So we always prefer -ve feedback in the system.


ADVANTAGES OF -VE FEEDBACK!

- ① It provides stabilization of gain
- ② It reduces distortion & noise
- ③ It provides high Z_o impedance
- ④ It provides low O/p impedance
- ⑤ It increases the bandwidth of a signal of amplifier

TYPES OF Negative Feedback!

Basically there are two types of -ve feedback such as

- (i) Negative Voltage feedback
- (ii) Negative current feedback.



In a feedback amplifier system, the amplifier produce 100V when 10V is applied to it. The o/p of feedback network is 5V when it takes 50V from the o/p amplifier. Find out the overall gain A_f .

ANSWER

$$V_o = 100V$$

$$V_F = 5V$$

$$V_i = 10V$$

$$V_o = 50V$$

$$A = \frac{V_o}{V_i} = \frac{100}{10} = 10$$

$$B = \frac{V_F}{V_o} = \frac{5}{50} = 0.1$$

$$\therefore A_f = \frac{10}{1 - 10 \times 0.1} = \frac{10}{1 - 1} = \frac{10}{0} = \infty$$


NEGATIVE VOLTAGE FEEDBACK:-

In this method, the voltage feedback to the input of amplifier is proportional to the output voltage.

There are two types of -ve feedback.

- (1) Voltage series feedback
- (2) Voltage shunt feedback

Voltage Series Feedback:-



(1) Fig shows a block diagram of voltage series feedback.


(2) This is also known as shunt derived series fed feedback.

(3) Here, some portion of output voltage is applied to the input in series through feedback ext.

(4) Here, the output of amplifier is shunted with the input of feedback ext & the output of feedback ext is series with the input of amplifier.

(5) It provides low o/p impedance & high I/p impedance.

Voltage Shunt Feedback:-



(1) Fig shows the block diagram of voltage shunt feedback.

(2) This is also known as shunt derived shunt fed feedback.

(3) Here, the output of amplifier is shunted with the input of feedback ext & the output of feedback ext is connected in parallel with the input of amplifier.

(4) Here, both input as well as output impedance are low.


NEGATIVE CURRENT FEEDBACK

In this method, the voltage feedback to the input of amplifier is proportional to the output current.

It is also classified into two types such as

- (1) Current series feedback
- (2) Current shunt feedback

Current Series Feedback:-



(1) Fig shows the block diagram of current series feedback.


(2) It is also known as series derived series fed feedback.

(3) Here, the o/p current of amplifier is series with the I/p of feedback network & the o/p of feedback ext is shunt with the I/p of amplifier.

(4) Here, the I/p as well as o/p impedance is high.

Current shunt feedback ↗

- (i) Fig shows the block diagram of current shunt feedback.
- (ii) It is also known as series derived shunt fed feedback.
- (iii) Here, the o/p current of amplifier is series with the i/p of feedback network & the o/p of feedback is shunt with the i/p of amplifier.
- (iv) Here, the i/p impedance is low & o/p impedance is high.



POWER AMPLIFIER →

- (i) It is an amplifier which amplifies the power level of the signal.
- It may also defined as a device which converts DC power to AC power whose action is controlled by input signal.
- (ii) Mainly there are two types of power amplifier such as
 - (i) Audio power amplifier & (ii) Radio power amplifier.
- (iii) In audio power amplifier, the signal used to amplify have the frequency range from 20Hz to 20kHz. These amplifiers are also known as small signal amplifier.
- (iv) In radio power amplifier, the signal is used for amplification having frequency in terms of GHz. These amplifiers are also known as large signal amplifier.

TYPES OF POWER AMPLIFIER ON MODE OF OPERATION →

- There are three types of power amplifier such as
- (i) Class A power amplifier
 - (ii) Class B power amplifier
 - (iii) Class C power amplifier.

DIFFERENCE BETWEEN VOLTAGE AMPLIFIER AND POWER AMPLIFIER



VOLTAGE AMPLIFIER

POWER AMPLIFIER

- (i) The function of voltage amplifier (i) The function of power is to increase the voltage level amplifier is to increase the of the signal power level of the signal.
- (ii) The transistor used in voltage (ii) The transistor used in power amplifier have high β value. amplifier have low β value.
- (iii) In voltage amplifier, the base (iv) In power amplifier, the base of transistor is thin. of transistor is thick to handle large current.
- (v) The load at the collector is (vi) The load at the collector is high which provides low collector low which provides high collector current.
- (vii) output impedance is high (viii) output impedance is low.
- Generally R-C coupling is used (ix) Generally transformer & tank circuit for multi stage amplifier coupling is used for multi stage amplifier

CLASS A AMPLIFIER: →

- (i) When the collector current flows at all times during the full cycle of input signal, the power amplifier is known as class A amplifier.
- (ii) The operating point (Q) is selected in such away that the transistor operates only for linear region of its load line.
- (iii) Here, the output waveform is same as the input waveform.



(I) Fig shows CE configuration voltage divider biased class A amplifier. The O/p characteristic with the operating point 'Q' is shown in the figure.

(ii) Here, $(I_c)_Q$ & V_{CEQ} represents no signal collector current & collector to emitter voltage respectively.

(iii) When signal is applied, the 'Q' point shifts between ' Q_1 ' & ' Q_2 '. The collector current varies from $(I_c)_{\min}$ to $(I_c)_{\max}$ & the collector to emitter voltage varies from $(V_{CE})_{\max}$ to $(V_{CE})_{\min}$.

(iv) The DC power drawn from battery (V_{cc}) is given by

$$P_{dn} = V_{cc}(I_c)_Q$$

(v) These power having two parts i.e. (a) power dissipated in the collector load as heat is given by $P_{RC} = (I_c)^2 R_C$

(b) power given to the transistor is $P_{TR} = P_{dn} - P_{RC}$

$$\therefore P_{TR} = V_{cc}(I_c)_Q - (I_c)_Q^2 R_C$$

(vi) When signal is applied the power given to transistor having two parts i.e.

(a) AC power developed across load (R_L) is given by

$$P_{o(ac)} = I^2 R_L = \frac{V^2}{R_L} = \left(\frac{V_m}{V_2}\right)^2 \times \frac{1}{R_L} = \frac{V_m^2}{2R_L}$$

where, 'I' is the rms value of AC current.

'V' is the rms value of AC voltage.

' V_m ' is the max^m value of AC voltage.

(b) The power dissipated by transistor in the form of heat is

DIFFERENT TERMS IN POWER AMPLIFIER: →

COLLECTOR EFFICIENCY:

It is the ratio of AC O/p power to the zero signal power & is expressed as

$$\eta_{\text{collector}} = \frac{\text{AC O/p power}}{\text{Avg D.C. power I/p}}$$

power dissipation capacity

(12)

The power dissipation capacity is defined as the ability of a power amplifier to dissipate heat developed in it.

Distortion

The change of o/p wave shape from the I/p wave shape of the amplifier is known as distortion.

Overall efficiency of class 'A' amplifier

It is the ratio of ac power delivered to the load to the total power delivered by DC supply.

$$\eta_{\text{overall}} = \frac{(P_o)_{\text{ac}}}{(P_{\text{in}})_{\text{dc}}} = \frac{V_{\text{rms}} \times I_{\text{rms}}}{V_{\text{cc}} (I_c)_{\text{dc}}}$$

$$\begin{aligned} \therefore V_{\text{rms}} \times I_{\text{rms}} &= \frac{V_1}{V_2} \times \frac{I_m}{V_2} \\ &= \frac{1}{V_2} \left\{ \frac{V_{\text{CE(max)}} - V_{\text{CE(min)}}}{2} \right\} \times \frac{1}{V_2} \left\{ \frac{I_{(\text{max})} - I_{(\text{min})}}{2} \right\} \\ &= \frac{\{(V_{\text{CE}})_{\text{max}} - (V_{\text{CE}})_{\text{min}}\} \{(I_c)_{\text{max}} - (I_c)_{\text{min}}\}}{8 V_{\text{cc}} (I_c)_{\text{dc}}} \end{aligned}$$

$$\boxed{\therefore \eta_{\text{overall}} = \frac{\{(V_{\text{CE}})_{\text{max}} - (V_{\text{CE}})_{\text{min}}\} \{(I_c)_{\text{max}} - (I_c)_{\text{min}}\}}{8 V_{\text{cc}} (I_c)_{\text{dc}}}}$$



★ TRANSFORMER COUPLED CLASS A POWER AMPLIFIER : →

(i) Fig shows the circuit of a transformer coupled class A power amplifier.

(ii) Here, R_1 & R_2 provides biasing & R_E provides the stabilization. The capacitor (C_B) blocks any dc from the previous stage. The input signal from pre-amplifier is applied to the input of power amplifier.

(iii) Here, a transformer is used as a coupling device having high impedance in primary winding & low impedance in secondary winding.

Primary impedance = (trans ratio)² × secondary impedance



- (iv) In order to get maximum power the peak value of collector current is considered as the zero signal current or the input signal.
- (v) The variation of collector voltage appears across the primary of transformer & a secondary voltage is induced which develops dc power in load.
- (vi) By considering the power loss in primary winding of transformer is negligible, the o/p power is given by

$$(P_o)_{dc} = V_{cc} \times (I_c)_d$$

The o/p power is given by $(P_o)_{ac} = V_{rms} \times I_{rms}$.

$$V_{rms} = \frac{1}{\sqrt{2}} \frac{(V_{ce})_{max} - (V_{ce})_{min}}{2} = \frac{1}{\sqrt{2}} \frac{(V_{ce})_{max} - 0}{2} = \frac{1}{2\sqrt{2}} (V_{ce})_{max}$$

similarly $I_{rms} = \frac{(I_c)_{max}}{2\sqrt{2}}$


$$\therefore (P_o)_{ac} = \frac{(V_{ce})_{max} \times (I_c)_{max}}{8} = \frac{V_{cc} \times I_c}{8}$$

$$\begin{aligned} \text{overall efficiency } (\eta_{overall}) &= \frac{\frac{V_{cc} \times I_c}{8}}{V_{cc} \times (I_c)_d} = \frac{1}{8} \cdot \frac{I_c}{(I_c)_d} \\ &= 0.125 \cdot \frac{I_c}{(I_c)_d} = 0.125 \end{aligned}$$

$\boxed{\therefore \eta_{overall} = 12.5\%}$

- (vii) In this type of amplifier the efficiency is less than 50%.

CLASS A PUSH-PULL POWER AMPLIFIER:-




CONSTRUCTION:-

- Fig shows the circuit diagram of class A push-pull power amplifier.
- HERE, two identical transistors ' Q_1 ' & ' Q_2 ' are used with emitter terminals are connected to each other.
- The input signal is applied to the ' Q_1 ' & ' Q_2 ' through centre tap transformer ' T_1 '.
- The collector of ' Q_1 ' & ' Q_2 ' are connected to the primary winding of transformer ' T_2 ' & the secondary winding of ' T_2 ' is connected to the loud speaker.
- V_{CC} is connected between the collector terminal of ' Q_1 ' & ' Q_2 ' & ground terminal. R_1 & R_2 provides biasing.

OPERATION:-

- The zero signal collector current flows in opposite direction through the primary of transformer ' T_2 '.
- When ac the half cycle signal is applied to the input of transistor ' T_1 ', the base of ' Q_1 ' is more negative than the base of ' Q_2 ' so the collector current (I_{C1}) is more than (I_{C2}) the resultant current provides the output voltage induced in the secondary winding due to mutual induction. The resultant current is ($I_{C1} - I_{C2}$)
- During -ve half cycle of ac signal the base of transistor ' Q_2 ' is more than ' Q_1 ' so the collector current I_{C2} is more than I_{C1} , the voltage develop across the load is due to the resultant current ($I_{C2} - I_{C1}$).

- (iv) The overall operation results an AC voltage induced in the secondary winding of ' T_2 ' by providing the power to the load.



- (v) It is clear that during any given half cycle, one transistor is being driven (pushed) deep into conduction while the other is being like non-conducting (pulled out) hence the name is push-pull amplifier.

ADVANTAGES:-


- (i) In class A amplifier, high AC output power is obtained.
- (ii) Even harmonics are absent in the output.
- (iii) The effect of ripple voltage is minimize.

DISADVANTAGES:-


- (i) Here two identical transistors are required.
- (ii) centre tap transformer is reqd.
- (iii) The transformer used in this amplifier is bulky & expensive.
- (iv) If the characteristics of two transistors are not same, then unequal amplification is obtained at the output.

* CLASS-B PUSH-PULL AMPLIFIER:-

- (i) When the collector current flows only during the half cycle of input signal, the amplifier is called as class-B amplifier.
- (ii) In class-B amplifier, the transistor is biased in such a way that at zero signal the collector current is zero so biasing is not required for class-B operation.
- (iii) Fig shows class-B push-pull amplifier. The base of two common emitter transistors is connected to the secondary winding of transformer ' T_1 ' & the input is applied to the primary winding of ' T_1 '. The output is taken from the secondary winding of transformer ' T_2 '.



- (i) In order to get balanced circuit, the emitters of the transistors are connected to the centre tap of secondary of transformer T_1 , & V_{cc} is applied at the centre tap on primary of transformer T_2 .
- (ii) When no signal is applied both the transistors are in cut off mode. Hence no current is drawn from supply source V_{cc} .
- (iii) When input signal is applied, the phase splitter transformer T_1 produces two signals which are 180° out of phase with each other during the half cycle of input signal.
- (iv) During the half cycle, the transistor ' Q_1 ' conducts as the base is +ve & transistor ' Q_2 ' is in cut off mode. Hence collector current I_{C_1} flows & I_{C_2} is zero.
- (v) During -ve half cycle of input signal, the transistor ' Q_2 ' becomes conducting & ' Q_1 ' becomes non-conducting. Hence the collector current I_{C_2} flows & I_{C_1} is zero.
- (vi) The output transformer T_2 joined the two currents producing an almost undistorted output wave form.



EFFICIENCY OF CLASS-B AMPLIFIER:

The average value of DC current is given by

$$I_{dc} = \frac{I_{c(max)}}{\pi}$$

$$P_{dn(dc)} = V_{cc} \times I_{dc}$$

$$= \left[V_{cc} \times \frac{I_{c(max)}}{\pi} \right] \times 2$$

$$\text{The rms value of collector current, } I_{rms} = \frac{I_{c(max)}}{\sqrt{2}}$$

$$\text{Rms value of output voltage } V_{rms} = \frac{V_{cc}}{\sqrt{2}}$$

$$\text{AC output power is given by } P_{o(ac)} = V_{rms} \times I_{rms}$$

$$= \frac{V_{cc}}{\sqrt{2}} \times \frac{I_{c(max)}}{\sqrt{2}}$$

$$= \frac{V_{cc} \times I_{c(max)}}{2}$$

$$\therefore \text{Efficiency} = \frac{P_o(ac)}{P_{dn(dc)}}$$

$$= \frac{\frac{V_{cc} \times I_{c(max)}}{2}}{\left(\frac{V_{cc} \times I_{c(max)}}{\pi} \right) \times 2}$$

$$= \frac{1}{2} \times \frac{\pi}{2} = \frac{\pi}{4} = 0.78$$

$$= 78\%$$


→ Here the overall efficiency is increased as compared to class A amplifier. As the -ve half cycle is absent the signal distortion is high. When signal increases the transistor dissipates more power.

OSCILLATORS:-

(75)

OSCILLATOR:-

(1) Oscillator is a device which can generate an alternating signal. It produces AC power from a DC power without help of input AC signal so oscillator is also called dc to ac converter.



- (i) In oscillator the frequency of the signal is determined by the passive component present in the circuit i.e. Inductance & capacitance.
- (ii) The oscillator is one type of alternator having some differences such as follows.

ALTERNATOR

OSCILLATOR

- | | |
|--|--|
| (i) It converts mechanical energy to electrical energy | (i) It converts DC energy to AC energy |
| (ii) It has moving parts so it is called dynamic device. | (ii) It has no moving parts so it is called static device. |
| (iii) It is large in size | (iii) It is small in size. |
| (iv) It is expensive | (iv) It is cheap |
| (v) It has more losses | (v) It has less losses |
| (vi) It produces low frequency signal | (vi) It produces high frequency signal |
| (vii) More maintenance is required | (vii) Less maintenance is required |
| (viii) It has complex operation | (viii) It has simple operation. |

TYPES OF OSCILLATOR:-


- Generally the oscillators are of two types according to nature of wave form such as
 - (i) Sinusoidal oscillator or, harmonic oscillator
 - (ii) Non-sinusoidal oscillator or, Relaxation oscillator
- According to frequency generated signal oscillators are classified as two types such as
 - (i) Audio frequency oscillator (20Hz - 20KHz)
 - &



⑥ Radio frequency oscillator (more than 20KHz).

AUDIO FREQUENCY OSCILLATOR :→

- ⑦ The oscillator which generates a signal having audio frequency range is called audio frequency oscillator.
- It is classified as different types such as
 - (a) Tuned circuit oscillator or, L-C feedback oscillator
 - (b) R-C phase shift oscillator
 - (c) Negative resistance oscillator
 - (d) Crystal oscillator



The frequency of the signal is given by $f = \frac{1}{2\pi\sqrt{LC}}$

* ESSENTIALS OF TRANSISTOR OSCILLATOR :→




Fig shows the essential components of a feedback LC oscillator which consists of the following circuits.

(f) Tank circuit !—

It consists of an inductance 'L' connected in parallel with a capacitor 'C'. It is also known as frequency determining network.

(ii) Transistor amplifier:-


516

- The function of this amplifier is to amplify the oscillations produced by LC circuit.
- The amplifier receives DC power from the battery & converts it into AC power for supplying to the tank circuit.
- The transistor used in this amplifier increases the O/p of oscillations.

(iii) Feedback circuit:-

- The function of feedback circuit is to transfer a part of output energy to LC ckt in proper phase
 - When the feedback is +ve, the overall gain of amplifier is given by $A_f = \frac{A}{1-AB}$
- If $AB=1$, then $A_f = \infty$
- Here, the gain is ∞ which indicates there is a O/p without giving any input.
- The condition i.e. $AB=1$ provides the amplifier works as an oscillator. This condition is known as Barkhausen criterion of oscillation.

④ TUNED COLLECTOR OSCILLATOR:-



CIRCUIT ARRANGEMENT:-

- (i) The ckt arrangement of a tuned collector oscillator is shown in the fig. Here, the capacitance 'c' is connected with the transformer primary winding inductance 'L₁' which forms a tank circuit. As the tank ckt is connected at the collector terminal, the oscillator is called as collector tuned oscillator.
- (ii) The resistors R₁, R₂ & R₀ provides biasing & stabilization.
 - ii The capacitors C, C₀ & C' are bi-pass capacitors which provides short ckt during AC operation.
- (iii) The secondary or transformer is connected to the base of transistor which provides AC feedback voltage.

WORKING PRINCIPLE:-

- (i) When the supply is switched 'on' the collector current starts increasing & charging the capacitor 'c'.
 - ii When the capacitor is fully charged, it discharges through inductance 'L₁' & produces oscillations.
- (ii) This oscillation induces some voltage in secondary of transformer 'L₂' by mutual induction. This voltage provides the feedback to the amplifier.
 - ii The frequency of the oscillation is determined by the value of inductance 'L₁' & capacitance 'c'.
- (iii) The feedback voltage provides the variation of base current (I_B) & the collector current is obtained which is equal to β times of input base current (I_B).
- (iv) In this way a unknown signal is produced & amplified by the amplifier.


HARTLEY OSCILLATOR:-

(1)

Ckt ARRANGEMENT:-

- (1) Hartley oscillator is commonly used as a local oscillator in radio receiver. The ckt diagram of oscillator is shown in the fig.

- (2) The resistances R_1 , R_2 & R_E provides necessary biasing condition & stabilization. Capacitor C_E & C_b provides bypass path for ac signal.



- (3) The radio frequency choke (R.F.C) offers very high impedance for high frequency signal i.e. acts like DC short & AC open. Thus it provides DC load for collector & keeps ac current out of DC supply source.
- (4) The frequency determining network consists of inductors L_1 & L_2 across a variable capacitor 'c' as shown in the fig.
- (5) The frequency of the signal is determined by $f = \frac{1}{2\pi\sqrt{L_{eq}C}}$
where $L_{eq} = L_1 + L_2 + 2M$ ('M' is mutual inductance b/w L_1 & L_2)

Ckt OPERATION:-

- (1) When the collector supply is switched ON the transient current is produced in the tank circuit. This current produces AC voltage across L_2 which provides a feedback between output & Input ckt. This voltage is 180° out of phase with the input supply.
- (2) The common emitter amplifier also produces the voltage which is 180° out of phase with the input of transistor. Thus the total voltage is 360° out of phase with the input signal i.e. the phase with the input signal



- (iii) The output signal is taken from the winding of L_2 which acts as a auto transformer & provides the feedback to the input which is necessary for oscillator.

* COLPITT OSCILLATOR:

CKT ARRANGEMENT:

- (i) The fig shows the circuit diagram of Colpitt oscillator.


- (ii) Here the resistors R_1, R_2 & R_E provides necessary biased condition of the ckt; C_b & C_E provides bi-pass path for AC signal.

- (iii) The RF.C offers very high impedance for the high frequency signal i.e., acts like DC short & AC open. Thus it provides DC load for collector & keeps AC current out of DC supply source.

- (iv) The frequency determining network is a parallel resonant circuit which consists of capacitor C_1 & C_2 & inductor ' L '. The junction of C_1 & C_2 is grounded. The voltage developed across C_1 provides feedback voltage required for sustained oscillation.


CKT OPERATION:

- (i) When the collector supply voltage is switch 'on' the transient current is produced in the tank circuit.
- (ii) The oscillation across C_1 are applied to base-emitter junction.
- (iii) If terminal '1' is +ve potential w.r.t terminal '3' then the terminal '2' will be -ve potential w.r.t terminal '3' as terminal '3' is grounded.



(v) Therefore terminal 1 & 2 are 180° out of phase. The signal produced by amplifier ext is also 180° out of phase with the input of amplifier. In this way the oscillator output will be inphase with the input of oscillatory signal.

* PHASE SHIFT OSCILLATOR :-




CIRCUIT ARRANGEMENT :-

- (i) Fig shows the ckt arrangement of phase shift oscillator
- (ii) This oscillator is used for producing low frequency signal. Here the signal is produced by R-C network.
- (iii) The 180° phase shift in feed back signal can be achieved by taking three arrangements of RC network. The value of R & C may be selected in such a way that for the frequency f' the phase angle is 60° . so using a ladder network of three R-C section, desired 180° phase shift can be achieved.
- (iv) Here $R_1, R_2, \& R_E$ provides biasing & R_L is the load which controls the collector voltage
- (v) The resistance R' is connected between output & input of transistor which provides feedback path.

CKT OPERATION! →

- (i) Here R-C network produces a phase shift of 180° between input & output voltage. Since common emitter amplifier produces a signal of 180° out of phase thus the total phase shift is 360° or 0° which is inphase with the oscillatory signal.
- (ii) This R-C network produces a low frequency signal as compared to LC network & it gives good frequency response.
- (iii) The frequency determining ckt produces a signal having frequency $f = \frac{1}{2\pi RC}$.

WIEN BRIDGE OSCILLATOR! →



CIRCUIT ARRANGEMENT! →

- (i) Fig shows the ckt diagram of wien bridge oscillator
- (ii) This is also known as audio frequency R-C oscillator having the frequency range 10 Hz to 1 MHz .
- (iii) The oscillator consists of two stage of R-C coupled amplifier & a feed back network.
- (iv) The voltage across the parallel combination of R & C is fed to the input of amplifier 1. The net phase shift through the two amplifier is zero.
- (v) The wien bridge feedback network provides a signal for a particular frequency so it has good frequency response.
- (vi) The frequency of the signal can be varied by varying the two variable capacitor simultaneously.

CIRCUIT OPERATION →

(49)

- (i) Here, R-C network produces a phase shift of 180° between Input & output voltage since common emitter amplifier produces a signal of 180° out of phase, thus the total phase shift is 360° or, 0° which is inphase with the oscillatory signal.
- (ii) This R-C network produces a low frequency signal as compared to L-C network & it gives good frequency response. The frequency determining circuit produces a signal having frequency $f = \frac{1}{2\pi RC}$

ADVANTAGES ↗

- (i) This gives good frequency stability
- (ii) Overall gain is high becoz of two amplifiers
- (iii) It produces good sinewave output

DISADVANTAGES ↗

- (i) It requires two transistors & large no. of components
- (ii) It can't generate high frequency

* H-PARAMETERS OF TRANSISTORS →

The equation of H-parameter is given by

$$V_1 = h_{11} I_1 + h_{12} V_2$$

$$I_2 = h_{21} I_1 + h_{22} V_2$$


Where,

$$h_{11} = h_r = \frac{V_1}{I_1} \quad [\text{Input impedance}]$$

$$h_{12} = h_v = \frac{V_1}{V_2} \quad [\text{Reverse voltage gain}]$$

$$h_{21} = h_f = \frac{I_2}{I_1} \quad [\text{Forward current gain}]$$



$$h_{22} = h_o = \frac{I_2}{V_2} \quad [\text{Output admittance}]$$

Equivalent circuit :-


The different 'h' parameter of transistor with different configuration are given below.

<u>h-parameter</u>	<u>CE</u>	<u>CB</u>	<u>CC</u>
$h_{21} = h_i$	h_{re}	h_{ib}	h_{ic}
$h_{22} = h_o$	h_{re}	h_{ob}	h_{oc}
$h_{21} = h_f$	h_{fe}	h_{fb}	h_{fc}
$h_{22} = h_o$	h_{oe}	h_{ob}	h_{oc}

The hybrid model of CE transistor is given below.


E.Q. CKT:-


$$V_b = h_{re}I_b + h_{re}V_c$$

$$I_c = h_{re}I_b + h_{oe}V_c$$

←! TRANSISTOR AMPLIFIER
&
OSCILLATORS:-

SIMPLIFIED CE HYBRID MODEL:-

Consider, the resistance $\frac{1}{h_{re}}$ is very high w.r.t load resistance R_L . So the collector current is given by $I_C = h_{re} I_B$.

The output voltage across the load is given by $V_C = I_C R_L$.


$$V_C = h_{re} h_{fe} I_B R_L$$

Now,


$$h_{re} V_C = h_{re} h_{fe} I_B R_L$$

Since,

$h_{re} \cdot h_{fe} \approx 0.01$, so these voltage is neglected as compared with the voltage drop across ' h_{re} ' provided that R_L is not too large. Thus the two parameters h_{re} & h_{fe} are neglected in approximate CE hybrid model. So the simplified approximate hybrid model CE is given below.



| GENERALISED APPROXIMATE MODEL: →



(i) Fig shows the generalised approximate model. This can be used for any configuration by grounding the approximate terminal.

(ii) The signal is always applied between input terminal & ground while the impedance is connected between output terminal & ground.

FIELD EFFECT TRANSISTOR

(37)

CHAPTER - 07

FET →

The field effect transistor is a three terminal unipolar semi-conductor device in which the current is controlled by the electric field.

It is of two types i.e.

① JFET → Junction field effect transistor

② MOSFET → Metal oxide semiconductor field effect transistor

COMPARISON BETWEEN BJT & FET →

BJT

FET

- | | |
|---|---|
| (i) It is a bi-polar device. | (i) It is a uni-polar device. |
| (ii) It is a current control device. | (iii) It is a voltage control device. |
| (iv) The three terminals are emitter, base & collector. | (v) The three terminals are drain, gate, source |
| (vi) It has high noise level. | (vi) It has low noise level |
| (vii) It has low input impedance. | (v) It has high input impedance |
| (viii) The gain is characterised by voltage gain. | (ix) The overall gain is characterised by transconductance. |
| (ix) It has less thermal stability. | (x) It has better thermal stability |

JFET →

SOURCE →

The source (S) is a terminal through which the majority charge carrier enters the bar.

DRAIN →

The drain is a terminal through which the majority charge carrier leave the bar.

GATE:-

These are two internally connected heavily doped impurity regions which forms two p-n junctions.


CHANNELS:-


The space between two gates through which the majority carriers pass.

CONSTRUCTION:-

- (i) For formation of N-channel JFET, a narrow bar of n-type semiconductor material is taken.
- (ii) In the opposite sides of bar two heavily doped p-type semiconductor material is diffused to create two p-n junctions.
- (iii) These heavily doped material are internally connected through a terminal called gate. The area between the gates is channel.
- (iv) The other non-diffused terminal are called drain terminal & source terminal which may be interchanged.

CIRCUIT SYMBOLS AND NOTATIONS:-





Here, V_{DD} is drain supply voltage

V_{DS} is drain to source voltage


V_{GS} is gate supply voltage

V_{GSS} is gate to source voltage


I_D is drain current

I_S is source current

I_G is gate current



OPERATION OF N-CHANNEL JFET →




- (i) When ' V_{DD} ' is applied without giving the gate to source voltage ' V_{GS} ' a constant current which is maximum flows through the channel from drain to source.
- (ii) When reverse ' V_{GS} ' voltage is applied, the width of the depletion layer increases more at drain side than source side as the drain terminal is higher potential than source terminal.
- (iii) At that time, the amount of current flows through the channel decreases because the width of the channel decreases.
- (iv) For a particular reverse voltage applied at gate to source terminal the depletion layer in both side will touch each other by reducing the width of the channel at that time, a pinch off path is formed through which a constant drain current flows from drain to source.

CHARACTERISTIC OF JFET! →


(53)

- There are two types of characteristic in JFET i.e.
- Drain characteristic;
 - Transfer characteristic.



DRAIN CHARACTERISTIC! —

It is the curve between drain current (I_D) & drain to source voltage ' V_{DS} ' for different value of gate to source voltage ' V_{GS} '.



- Fig shows the drain characteristics of a JFET
- When V_{GS} is zero the I_D current increases linearly with the increase in ' V_{DS} ' which shows a linear graph that is called Ohmic region up to the point A'.

- (iii) As the voltage V_{DS} is progressively increased the drain current (I_D) increases at reverse square law rate upto the point 'B'. This point is called pinch off point.
- (iv) The voltage at which the pinch off point occurs is called pinch off voltage (V_p). Thus pinch off voltage is defined as the minimum drain to source voltage at which the drain current remain constant (saturation). This region which is from point 'B' to point 'C' is called pinch off region or, saturation region.
- The saturation current is given by

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_p} \right]^2$$

where, I_{DSS} is the drain current when gate is shorted to source.


V_{GS} is voltage between gate & source.

V_p is pinch off voltage.

- (v) With continued increase of V_{DS} after point 'C' avalanche breakdown occurs & the current suddenly increases to high value.

TRANSFER CHARACTERISTIC \rightarrow

It is the curve between drain current (I_D) & gate to source voltage (V_{GS}) for different values of drain to source voltage (V_{DS}).



- (i) Fig shows the transfer characteristic of JFET.
- (ii) Here, drain current is taken for different values of gate to source voltage at constant (V_{DS}).
- (iii) When V_{DS} is zero, $I_D = I_{DSS}$ i.e. maximum current.
When $V_{DS} = V_p$ the I_D is zero.

FET PARAMETERS →

DC DRAIN RESISTANCE :- (R_{DS})

It is the static or, ohmic resistance of the channel. It is the ratio of drain to source voltage to drain current.

i.e.
$$R_{DS} = \frac{V_{DS}}{I_D}$$

AC DRAIN RESISTANCE :- (r_{ds})

It is the resistance between drain & source terminal when FET is operating in pinch off region which is given by

$$r_{ds} = \frac{\Delta V_{DS}}{\Delta I_D}$$

TRANSCONDUCTANCE:-

It is the ratio between change in drain current & change in gate to source voltage & is given by

$$g_{FS} = \frac{\Delta I_D}{\Delta V_{GS}} \text{ at constant } V_{DS}$$

It determines the slope of transfer characteristic of JFET.
The unit is siemens (S)

Expression for transconductance →

We know that $I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_p} \right]^2$

Differentiate the I_D w.r.t V_{GS}

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_p} \right]^2$$

$$\Rightarrow \frac{d}{dV_{DS}}(I_D) = \frac{d}{dV_{DS}} I_{DSS} \left(1 - \frac{V_{DS}}{V_P}\right)^2$$

$$\Rightarrow \frac{\Delta I_D}{\Delta V_{DS}} = I_{DSS} 2 \left[1 - \frac{V_{DS}}{V_P}\right] \cdot \frac{d}{dV_{DS}} \left(1 - \frac{V_{DS}}{V_P}\right)$$

$$= I_{DSS} 2 \left(1 - \frac{V_{DS}}{V_P}\right) \cdot \left(-\frac{1}{V_P}\right)$$

$$\therefore \frac{\Delta I_D}{\Delta V_{DS}} = -2 I_{DSS} \left(1 - \frac{V_{DS}}{V_P}\right)$$

If V_{DS} is zero, $g_m = -2 I_{DSS} \left(1 - \frac{V_{DS}}{V_P}\right)$

When V_{DS} is zero

$$g_m = g_{m0} = -\frac{2 I_{DSS}}{V_P}$$


$$\Rightarrow g_m = g_{m0} \left(1 - \frac{V_{DS}}{V_P}\right)$$

BIASING OF P-FET

There are different biasing techniques such as

- Fixed biased method
- Self biased method
- Voltage divider biased method


Fixed biased method



$$V_{GS} = -V_{CG}$$

$$V_{DS} = V_{DD} - I_D R_D$$

self biased method




$$V_{GS} = I_D R_G$$

$$V_{DS} = V_{DD} - I_D R_D - I_D R_S$$

voltage divider biased method

55



$$V_G = V_{DD} \times \frac{R_2}{R_1 + R_2}$$

$$I_D = \frac{V_{DD}}{R_D + R_L}$$

$$V_{DS} = V_G - I_D R_L$$

$$V_{DS} = V_{DD} - I_D R_D - I_D R_L$$


OPERATIONAL AMPLIFIERS:-

IC CHAPTER-08

OP-AMP:-

- (1) The OP-AMP is a direct coupled, high gain, -ve feedback amplifier which perform the mathematical operation such as addition, subtraction, integration & differentiation.
- (2) An op-amp can amplify the signals having frequency range from 0 Hz to 1 MHz. The examples of OP-AMP are
 - (i) 741, (ii) LM101, (iii) CA3141 etc.

CIRCUIT SYMBOL OF OP-AMP:-



There are five terminals are present in an op-amp such as


- (i) Inverting input terminal
- (ii) Non-inverting input terminal
- (iii) +ve supply terminal
- (iv) -ve supply terminal
- (v) output terminal.

When we given supply voltage at inverting input terminal then the op-amp can amplify the input voltage & gives output in the form of phase shift of input voltage.

When we given supply voltage at non-inverting input terminal then the op-amp can amplify the Z/P voltage & gives o/p in the form of same phase of input voltage.

OP-AMP IC:- (PIN DIAGRAM)

- (1) → Offset null
- (2) → Inverting input
- (3) → Non-Inverting input
- (4) → -ve supply
- (5) → Offset null
- (6) → Output
- (7) → +ve supply
- (8) → Not connected




CHARACTERISTIC OF IDEAL OP-AMP:-

- (i) It has infinite voltage gain.
- (ii) It has infinite input resistance.
- (iii) It has zero output resistance.
- (iv) It has infinite bandwidth.
- (v) It gives the output voltage zero when equal voltages are applied at the input.
- (vi) It has zero offset voltage.

OPERATIONAL AMPLIFIER STAGES:-

BLOCK DIAGRAM OF OP-AMP:-



INPUT STAGE:-

- (i) The input stage is a dual input, balanced output differential amplifier.
- (ii) The function of differential amplifier is to provide high voltage gain to the OP-AMP.
- (iii) It amplifies the difference between two input signals by rejecting all noise signals.

INTERMEDIATE STAGE:-

- (i) It is a dual input, unbalanced output differential amplifier which provides some additional gain to the OP-AMP.
- (ii) It acts as a direct coupling stage between input stage & level shifting stage.


LEVEL SHIFTING STAGE:-

- (i) The level shifting stage is a emitter follower circuit which provides to maintain the DC level of amplifier.
- (ii) Its function is to shift the DC level to zero volt.

OUTPUT STAGE:-


- (i) The output stage is generally a push-pull or, complementary symmetry amplifier.
- (ii) Its function is to increase large output swing of the amplifier with maintain of output resistance low.



EQUIVALENT CIRCUIT OF OP-AMP:-




OPEN LOOP OP-AMP CONFIGURATION:-

Differential OP-AMP:-



Inverting OP-AMP:-Non-inverting OP-AMP:-OP-AMP WITH NEGATIVE FEEDBACK:-


- (i) An op-amp is almost always operated with -ve feedback i.e. a part of the O/P is fed back in phase opposition to the input.



- (ii) The open-loop voltage gain of an op-amp is very high ($>100,000$). Therefore, an extremely small input voltage drives the op-amp into its saturated output stage.

	VOLTAGE GAIN	INPUT Z	OUTPUT Z	BANDWIDTH
WITHOUT NEGATIVE FEEDBACK	AOL is too high for linear amplifier applications	Relatively high	Relatively low	Relatively narrow
WITH NEGATIVE FEEDBACK	AOL is set by the feedback ckt to desired value	can be increased or reduced to a desired value depending on type of ckt	can be reduced to a desired value	significantly wider

INVERTING OP-AMP!



- (i) The voltage at point 'G' will become exactly zero when the -ve feedback voltage is exactly equal to the +ve voltage produced by input so this point is called virtual ground point. But actually it is not grounded.
- (ii) The current i_1 is flowing through the point 'G' is given by

$$i_1 = \frac{V_1}{R_1}$$

Similarly, i_f is given by

$$i_f = \frac{-V_o}{R_f}$$

$$\text{At point 'G'} \frac{V_1}{R_1} = \frac{-V_o}{R_f}$$

$$\Rightarrow \frac{-V_o}{V_1} = \frac{R_f}{R_1} \Rightarrow \frac{V_o}{V_1} = -\frac{R_f}{R_1}$$


- (iii) This indicate the voltage gain of inverting amplifier

i.e. $A_v = \frac{-R_f}{R_1}$

The following point may be noted about the inverting amplifier

- ① The closed-loop voltage gain is independent of the op-amp's internal open-loop voltage gain.
- ② If $R_f = R_1$ then voltage gain of inverting amplifier can provide unity voltage gain with 180° phase inversion.
- ③ The inverting amplifier provides constant voltage gain.

NON-INVERTING OP-AMP



The current i_1 & i_f are given by

$$i_1 = \frac{V_2}{R_1} \quad i_f = \frac{V_0 - V_2}{R_f}$$

Applying KCL at point 'G'

$$i_f - i_1 = 0$$

$$\Rightarrow \frac{V_0 - V_2}{R_f} - \frac{V_2}{R_1} = 0$$

$$\Rightarrow \frac{V_0 - V_2}{R_f} = \frac{V_2}{R_1}$$

$$\Rightarrow \frac{V_0}{V_2} - 1 = \frac{R_f}{R_1}$$

$$\Rightarrow \boxed{\frac{V_0}{V_2} = 1 + \frac{R_f}{R_1}}$$

This indicate the voltage gain of non-inverting amplifiers


i.e.

$$\boxed{A_V = 1 + \frac{R_f}{R_1}}$$

- (a) The voltage gain of noninverting amplifier also depends upon the value of R_f & R_1 .
- (b) The voltage gain of a non-inverting amplifier can be made equal to or greater than 1.
- (c) The voltage gain is positive. This is not surprising because output signal is in phase with the input signal.

VOLTAGE FOLLOWER AND BUFFER:

- (i) The voltage follower arrangement is a special case of noninverting amplifier where all of the o/p voltage is fed back to the inverting input.
- (ii) In buffer amplifier the input voltage is equal to the output voltage with same phase.
- (iii) It is required when a signal transferred from high impedance source to low impedance resistance with amplified form.
- (iv) Here, the gain is unity & unity feedback is given from output to input. This ckt is also known as voltage follower or, source follower or, unit gain amplifier or, isolation amplifier.



OP-AMP PARAMETER:

INPUT OFFSET VOLTAGE:


The input offset voltage is defined as the voltage that must be applied between the two terminals of op-amp to give zero output. Its range is from 1mV to 5mV.

COMMON MODE REJECTION RATIO: → [CMRR]

It is the ratio of differential voltage gain (A_d) to the common mode voltage gain (A_c) i.e.

$$CMRR = \frac{A_d}{A_c}$$

For ideal opamp,
it must be ' ∞ '.



SLEW RATE!

It is defined as the maximum rate of change of output voltage per unit time i.e.

$$S.R = \frac{dV_o}{dt}$$

The unit of slew rate is volt per micro second.


POWER SUPPLY/SUPPLY VOLTAGE REJECTION RATIO! - PSRR / SVRR

It is defined as the change in input offset voltage of op-amp caused by variation in supply voltage i.e.

$$PSRR = \frac{dV_{SO}}{dV_s}$$

DIFFERENTIAL AMPLIFIER!

The amplifier which accepts two input signals & amplifies the difference between these two signals is known as differential amplifier (DA).




- voltages are applied at both the input terminals of opamp & therefore amplified difference appear at the o/p terminal
- such a circuit is required when neither of the input lines is grounded
- The advantage of such an amplifier is that noise appearing at both the input terminals does not appear at the output

④ OP-AMP WITH FEEDBACK)

- (i) The gain of open loop op-amp is very high so input signal of slightly greater than zero drives the output to saturation level.
- (ii) Therefore, only the smaller signals, of the order of microvolts or less having very low frequency can be amplified accurately without distortion.
- (iii) The open loop gain of op-amp is not a constant. It varies with change in temperature & power supply.
- (iv) The op-amp can be effectively utilized in linear applications by controlling the gain.
- (v) This can be achieved by making use of feedback i.e. providing feedback from output to input either directly or via another network.
- (vi) When the signal is feedback is in phase with the input signal, this is called positive feedback. Otherwise it is negative feedback.
- (vii) An op-amp that uses feedback is known as closed loop amplifier.
- (viii) The most commonly used closed loop configuration are:
 - ① Inverting amplifier (voltage shunt feedback)
 - ② Non-inverting amplifier (voltage series feedback).

ADDER OR SUMMING AMPLIFIER:



As the point 'G' is virtually grounded the input currents are given by $i_1 = \frac{V_1}{R_1}$

$$i_2 = \frac{V_2}{R_2}$$

$$i_3 = \frac{V_3}{R_3}$$

The feedback current 'If' is given by $If = \frac{-V_0}{R_f}$
Applying KCL at point 'G', we get

$$i_1 + i_2 + i_3 = If$$

$$\Rightarrow \frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} - \frac{-V_0}{R_f} = 0$$


$$\Rightarrow \frac{V_0}{R_f} = \frac{-V_1}{R_1} - \frac{V_2}{R_2} - \frac{V_3}{R_3}$$

$$\Rightarrow V_0 = -R_f \left(\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \right)$$

If $R_1 = R_2 = R_3 = R_f$

$$\text{Then } [V_0 = -(V_1 + V_2 + V_3)]$$

SUBTRACTOR →



Let $(V_o)_1$ & $(V_o)_2$ are the output voltages produced by induced voltages V_1 & V_2 respectively.

$$\text{Then } (V_o)_1 = \left(\frac{-R_f}{R_i} \right) V_1$$

$$\begin{aligned} (V_o)_2 &= \left(1 + \frac{R_f}{R_i} \right) V_2 \\ &= \frac{R_f}{R_i} \quad [\because R_f \gg R_i] \end{aligned}$$


Then the output voltage is given by

$$V_o = (V_o)_1 + (V_o)_2$$

$$V_o = \left(\frac{-R_f}{R_i} \right) V_1 + \frac{R_f}{R_i} V_2$$

$$\boxed{V_o = \frac{R_f}{R_i} (V_2 - V_1)}$$

INTEGRATOR :-



The capacitive reactance is given by

$$X_C = \frac{1}{2\pi f C} = \frac{1}{j\omega C} = \frac{1}{jC} \quad \text{where, } j = \sqrt{-1} \quad (\text{in Laplace notation})$$

from the fig, we conclude that

$$i_1 = \frac{V_1}{R_f}$$

$$i_C = -\frac{V_0}{X_C} = -\frac{-V_0}{\frac{1}{jC}} = -V_0 jC$$


At point 'G', $i_1 = i_C$

$$\Rightarrow \frac{V_1}{R_f} = -V_0 jC$$

$$\Rightarrow V_0 = \frac{-V_1}{R_f jC}$$

$$\Rightarrow \boxed{V_0(t) = \frac{-1}{R_f C} \int V_1(t) dt}$$

Differentiator →



The function of differentiator is to give an o/p voltage which is proportional to the rate of change of input voltage. we know that,

$$V_i = \frac{q}{C} \quad \text{where } q = \text{charge or capacitor}$$

$$\Rightarrow \frac{dV_i}{dt} = -\frac{1}{C} \frac{dq}{dt}$$

$$\Rightarrow \frac{dV_i}{dt} = -\frac{q}{C}$$

$$\Rightarrow i = C \frac{dV_i}{dt} = 0 \quad \left(\text{where } i = \frac{dq}{dt} \right)$$


Again,

$$V_o = -iR \quad \text{--- (1)}$$

putting eqn (1) in eqn (2), we get

$$\boxed{V_o = -CR \frac{dV_i}{dt}}$$

COMPARATOR →



→ Comparator is a ckt which compares two voltages & provides the output that indicates the relationship between them.

→ Comparator may be used to compare

(i) Two changing voltages like two sine waves


(ii) A changing voltage with a set D.C reference voltage.

→ The ckt for a compare along with its input & output waveforms is below.

→ A Comparator ckt has the following two characteristics

(a) It uses no feedback so that the voltage gain is equal to the open-loop voltage gain of OP-AMP.

(b) It is operated in a non-linear mode.



- ⇒ The input voltage is applied to the non-inverting input terminal & a set d.c. reference voltage V_{ref} is applied to the inverting terminal of the op-amp.
- ⇒ As the open loop gain of op-Amp is very high.
- ⇒ Thus, the two possible output levels of this comparator are $+V_{sat}$ ($+V_{max}$) & $-V_{sat}$ ($-V_{max}$)
- ⇒ The transition of V_o from $+V_{max}$ to $-V_{max}$ or vice-versa takes place when the input voltage V_I crosses the V_{ref} level.

∴ 0 —