

#### LESSON PLAN

**SESSION: 2023-2024** 

# DEPARTMENT OF ELECTRONICS AND TELECOMMUNICATION ENGINEERING

**SUBJECT CODE: Th.3** 

NAME OF THE SUBJECT: DIGITAL ELECTRONICS

**BRANCH: ELECTRONICS & TELECOMMUNICATION** 

**SEMESTER: DIPLOMA 3<sup>rd</sup> SEM** 

**NUMBER OF CLASSES ALLOTED PER WEEK: 4** 

TOTAL PERIODS ALLOTED TO THE SUBJECT ACCORDING TO

SCTEVT: 60

NAME OF THE FACULTY: MANASI PRIYADARSHINI



# LESSON PLAN

# DEPARTMENT OF ELECTRONICS AND TELECOMMUNICATION ENGINEERING

SUBJECT CODE: Th.3

NAME: DIGITAL ELECTRONICS

BRANCH: ELECTRONICS & TELECOMMUNICATION

SEMESTER: DIPLOMA -III

PERIODS PER WEEK: 4

NAME OF THE FACULTY: MANASI PRIYADARSHINI

NO OF CLASSES ALLOTTED PER WEEK: 4(01/08/2023 to 30/11/2024)

Week/Date	<u>Lecture</u>	Topic to be covered
1st week	1 <sup>st</sup>	Chapter-1
		Introduction to digital electronics
	2 <sup>nd</sup>	Number system
	3 <sup>rd</sup>	Interconversion of number systemsBinary arithmetic operation
2 <sup>nd</sup> week	1 <sup>st</sup>	1's & 2's complement
	2 <sup>nd</sup>	Subtraction using 1'S and 2'scomplement
	3 <sup>rd</sup>	Codes, BCD code
	4 <sup>th</sup>	Ex-3, gray, alphanumeric codes
3 <sup>rd</sup> week	1 <sup>st</sup>	Logic gates
	2 <sup>nd</sup>	Universal gates
	3 <sup>rd</sup>	Boolean algebra
	4 <sup>th</sup>	DeMorgan's theorem



#### DEPARTMENT OF ELECTRONICS AND TELECOMMUNICATION ENGINEERING

SUBJECT CODE: Th.3

NAME: DIGITAL ELECTRONICS

BRANCH: ELECTRONICS & TELECOMMUNICATION

SEMESTER: DIPLOMA -III

PERIODS PER WEEK: 4

NAME OF THE FACULTY: MANASI PRIYADARSHINI

NO OF CLASSES ALLOTTED PER WEEK: 4(01/08/2023 to 30/11/2024)

4th week	1 <sup>st</sup>	Minterm and Maxterm
	2 <sup>nd</sup>	k-map (2 & 3 variable)
	3 <sup>rd</sup>	4-variable k-map
	4 <sup>th</sup>	Don't care condition, problem
5 <sup>th</sup> week	1 <sup>st</sup>	Combinational logic circuit, halfadder and full adder
	2 <sup>nd</sup>	Half Subtractor and full subtractor
	3 <sup>rd</sup>	Parallel adder, serial adder(4 bit binary adders)
	4 <sup>th</sup>	Multiplexer (4:1) mux
6 <sup>th</sup> week	1 <sup>st</sup>	Multiplexer application
	2 <sup>nd</sup>	Demultiplexer
	3 <sup>rd</sup>	Encoder
	4 <sup>th</sup>	Decoder



#### DEPARTMENT OF ELECTRONICS AND TELECOMMUNICATION ENGINEERING

SUBJECT CODE: Th.3

NAME: DIGITAL ELECTRONICS

BRANCH: ELECTRONICS & TELECOMMUNICATION

SEMESTER: DIPLOMA -III

PERIODS PER WEEK: 4

NAME OF THE FACULTY: MANASI PRIYADARSHINI

NO OF CLASSES ALLOTTED PER WEEK :  $4(01/08/2023\ to\ 30/11/2024)$ 

Week/Date	Lecture	Topic to be covered
	1 ct	
7 <sup>th</sup> week	1 <sup>st</sup>	Digital magnitude comparator
	2 <sup>nd</sup>	3-bit magnitude comparator
	3 <sup>rd</sup>	Seven segment decoder
	4 <sup>th</sup>	Sequential logic circuit
8th week	1 <sup>st</sup>	Latch
	2 <sup>nd</sup>	S-R Flip-flop
	3 <sup>rd</sup>	J-K flip-flop
	4 <sup>th</sup>	Race-around condition
9th week	1 <sup>st</sup>	T flip-flop
	2 <sup>nd</sup>	Application of flip-flop
	3 <sup>rd</sup>	Registers
	4 <sup>th</sup>	SISO shift register



# DEPARTMENT OF ELECTRONICS AND TELECOMMUNICATION ENGINEERING

SUBJECT CODE: Th.3

NAME: DIGITAL ELECTRONICS

BRANCH: ELECTRONICS & TELECOMMUNICATION

SEMESTER: DIPLOMA -III

PERIODS PER WEEK:

NAME OF THE FACULTY: MANASI PRIYADARSHINI

NO OF CLASSES ALLOTTED PER WEEK: 4(01/08/2023 to 30/11/2024)

Week/Date	Lecture	Topic to be covered
10 <sup>th</sup> week	1 <sup>st</sup>	Registers, SIPO shift register, PISO shift register
	2 <sup>nd</sup>	Universal shift register
	3 <sup>rd</sup>	Types of counters and counterapplication
	4 <sup>th</sup>	Binary Counters and asynchronous ripple counter(upand down)
11 <sup>th</sup> week	1 <sup>st</sup>	Decade counter
	2 <sup>nd</sup>	Synchronous counter
	3 <sup>rd</sup>	Design of asynchronous counter
	4 <sup>th</sup>	Ring counter
12 <sup>th</sup> week	1 <sup>st</sup>	RAM,ROM,STATIC RAM,DYNAMICRAM
	2 <sup>nd</sup>	Logic families
	3 <sup>rd</sup>	Characteristics of digital ICs
	4 <sup>th</sup>	Transistor-transistor logic

and ]  rd ]  st ]  nd ]  st ]  nd ]  rd []	CMOS logic Introduction to ADC Introduction to DAC Weighted-resistor type DAC R-2R ladder type DAC Basic principle of ADC Counter type ADC Successive approximation typeADC
st ]	Introduction to DAC Weighted-resistor type DAC R-2R ladder type DAC Basic principle of ADC Counter type ADC
st ]	Weighted-resistor type DAC R-2R ladder type DAC Basic principle of ADC Counter type ADC
and ]	Basic principle of ADC Counter type ADC
and ]	Basic principle of ADC Counter type ADC
rd (	Counter type ADC
1	
	Successive approximation typeADC
st (	Chapter wise long question and short
	question discussion
nd C	Semester Question discussion
V	ST(1 <sup>ST</sup> CHAPTER)
V	ST(2ND CHAPTER)
V	ST(3RD CHAPTER)
V	ST(4TH CHAPTER)
V	ST(5TH CHAPTER)
V	ST(6TH CHAPTER)
V	ST(7 <sup>TH</sup> CHAPTER)
V	ST(8 <sup>TH</sup> CHAPTER)
V	ST(ALL CHAPTER)
V	ST(ALL CHAPTER)
V	ST(ALL CHAPTER)
V	ST(ALL CHAPTER)
V	ST(ALL CHAPTER)
V	ST(ALL CHAPTER)
n.	C   C   C   C   C   C   C   C   C   C